

Sheet 1 of 1

Substitute for form 1449APTO INFORMATION DISCLOSURE **Application Number** 10/612293 STATEMENT BY APPLICANT Filing Date June 30, 2003 First Named Inventor Day, Daniel APR 2 3-2004 Group Art Unit 2857 **Examiner Name** Unknown TATRADEN Attorney Docket No: 884,879US1

US PATENT DOCUMENTS									
Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date tf Appropriate			
1755	US-5,396,501	03/07/1995	Sengoku, Shoichiro	371	22	09/30/1992			
170	US-6,122,762	09/19/2000	Kim, Ho-Ryong	714	726	09/15/1998			
-, 1	US-6,446,230	09/03/2002	Chung, Sung S.	714	726	09/14/1998			
me	US-6,449,755	09/10/2002	Beausang, James, et al.	716	5	07/14/2000			

		FOREIGN PATENT	DOCUMENTS			
Examiner initials*	Foreign Document No	Publication Date	Name of Patentes or Applicant of cited Document	Class	Subclass	τ²

	OTHE	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	toclude name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T
prac		"Boundary Scan (JTAG) Tools and Circuit Board Test Solutions", www.acculogic.com/Products/BoundaryScanHome.htm, 2 pages	
Ville		"Designing for On-Board Programming Using the IEEE 1149.1 (JTAG) Access Port", Intel AP-630 Application Note, Intel order no. 292186-002, available from http://www.intel.com, (November 1996),14 pages	
zmc.	-`	"Joint Test Action Group from FOLDOC", <u>Available from</u> http://wombat.doc.ic.ac.uk/foldoc/foldoc.cqi?Joint+Test+Action+Group , (11/15/1999),1 page	
jue		"The New Vanguard 330 From Integrated Measurement Systems Offers Cosl- Effective Validation of High Performance Logic ICs", www.engineering-uk.co.uk, (04/24/2001),2 Pages	

DATE CONSIDERED 2/1/06 EXAMINER

· EXAMINER; with a tirefe